

Design of Energy Efficient Charge Recovery Digital Circuits Using Adiabatic Logic Techniques

¹B. Dilli Kumar, ²M. Bharathi

^{1,2}Dept. of ECE, Sree Vidyanikethan Engineering College, Tirupati, India

Abstract

The power consumption of the electronic devices can be reduced by adopting different design styles. Adiabatic logic style is said to be an attractive solution for such low power electronic applications. This paper presents an energy efficient technique for digital circuits that uses adiabatic logic. The proposed technique has less power dissipation when compared to the conventional CMOS design style. This paper evaluates the basic universal gates NOT, NAND and NOR in different adiabatic logic styles and their results were compared with the conventional CMOS design. The simulation results indicate that the proposed technique is advantageous in many of the low power digital applications.

Keywords

Adiabatic, Charge Recovery, Low Power, Power Supply, Sinusoidal

I. Introduction

Power consumption plays an important role in the present day VLSI technology. As many of the present day electronic devices are portable, they need more battery backup which can be achieved only with the low power consumption circuits that are internally designed in them. So energy efficiency has become main concern in the portable equipments to get better performance with less power dissipation. As the power dissipation in a device increases then extra circuitry is necessary to cool the device and to protect the device from thermal breakdown which also results in increase of total area of the device. In order to overcome these problems the power dissipation of the circuit is to be reduced by adopting different low power techniques. The less the power dissipation, the more efficient the circuit will be [5].

From the past few decades CMOS technology plays a dominant role in designing low power consuming devices. Compared to different logic families CMOS has less power dissipation which made it superior over the previous low power techniques [2]. The power consumption in conventional CMOS circuit is due to switching activity of the devices from one state to another state and due to the charging and discharging of load capacitor at the output node. The power dissipation in conventional CMOS design can be minimized by reducing the supply voltage, node capacitance value and switching activity [4]. But reducing the values of these parameters may degrade the performance of the device. So an efficient low power technique other than CMOS is needed that has less power dissipation compared to CMOS which can be done by using adiabatic technique.

The present paper focuses on a novel energy efficient technique called adiabatic logic which is based on energy recovery principle. In this technique instead of discharging the consumed energy is recycled back to the power supply thereby reducing overall power consumption [1]. In the present paper the performance of basic universal gates NOT, NAND and NOR are evaluated in different adiabatic logic styles and their results were compared with the conventional CMOS design. As the universal gates are the basic building blocks of many of the digital circuits, the present paper mainly concern on its design. The performance of these universal

gates was evaluated in different adiabatic techniques of ECRL, PFAL, 2PASCL, and PFAL&2PASCL. Simulation results shows that the proposed technique is efficient over the conventional CMOS design in terms of power dissipation.

II. CMOS Design

CMOS is the basic building block of many of the digital circuits. The CMOS circuit itself acts as an inverter. It can be realized as a combination of PMOS in the pull up section whose source is connected to power supply and NMOS in the pull down section whose source is connected to ground and the output is taken across the drain junction of the two devices. The CMOS circuit has less power dissipation when compared to many of the previous VLSI families of RTL, TTL and ECL [3]. The power consumption in CMOS is due to the switching activity of the transistors from one state to another state, charging and discharging of the load capacitance and frequency of operation.

A. Inverter

The basic CMOS inverter circuit is shown in fig. 1.




Fig. 1: CMOS Inverter

The operation of the circuit can be evaluated in two stages of charging phase and discharging phase. During the charging phase, the input to the circuit is logic LOW. During this phase, the PMOS transistor conducts and NMOS transistor goes in to OFF state which charges the output value to power supply results in logic HIGH output. The equivalent circuit consists of a resistor in series with the output load capacitance which shows a charging path from power supply to output terminal. Here the resistor acts as PMOS ON resistor.




Fig. 2: Equivalent Circuit for Charging Process in CMOS

During the discharging phase, the input to the circuit is logic HIGH. During this phase, the NMOS transistor conducts and PMOS transistor goes into OFF state which results in a discharging path from output terminal to ground. The value that is stored at the output during the charging phase discharges towards the ground results in logic LOW output. The equivalent circuit consists of a resistor in series with output terminal to ground. Here the resistor acts as NMOS ON resistor.




Fig. 3: Equivalent Circuit for Discharging Process in CMOS

From the operation of the CMOS design it is evident that during the charging process, the output load capacitor is charged to $Q = CLV_{dd}$ and the energy stored at the output is $(\frac{1}{2})CLV_{dd}^2$. During the discharging phase, the amount of energy dissipated is also $(\frac{1}{2})CLV_{dd}^2$. So the total amount of energy dissipated during the charging and discharging phases is

$$E_{dissipated} = CLV_{dd}^2 \tag{1}$$

The power consumption of the CMOS circuit is based on the following equation

$$P = CV^2f \tag{2}$$

From the equation it is evident that the power dissipation of CMOS can be reduced by minimizing the supply voltage, node capacitance and switching activity to some extent. But reducing the values of these parameters may suffer from some disadvantages. Reducing the load capacitance is strongly limited by the technology. Reducing the supply voltage may degrade the performance of the device. Reducing the supply voltage may also suffer from leakage problems. In order to overcome these problems an efficient low power technique called adiabatic logic is explained in this paper.

B. NAND

The CMOS NAND gate can be realized as a combination of two parallel connected PMOS transistors in the pull up section and two series connected NMOS transistors in the pull down section.

The basic equation of NAND is

$$Out = (AB)^1 \tag{3}$$

The behavior of the NAND gate can be explained with the help of the following truth table

Table 1: Truth table for NAND

A	B	Out
0	0	1
0	1	1
1	0	1
1	1	0

The logic diagram for CMOS NAND gate is




Fig. 4: CMOS NAND Gate

III. NOR

The CMOS NOR gate can be realized as a combination of two series connected PMOS transistors in the pull up section and two parallel connected NMOS transistors in the pull down section.

The basic equation of NOR is

$$Out = (A+B)^1 \tag{4}$$

The behavior of the NOR gate can be explained with the help of the following truth table

Table 2: Truth table for NOR

A	B	Out
0	0	1
0	1	0
1	0	0
1	1	0

The logic diagram for CMOS NOR gate is




Fig. 5: CMOS NOR Gate

III. ADIABATIC Logic

The word ADIABATIC is derived from the Greek word “adiabatos”, which means there is no exchange of energy with the environment and hence no energy loss in the form of heat dissipation. Adiabatic logic is commonly used to reduce the energy loss during the charging and discharging process of circuit operation. Adiabatic logic is also known as “energy recovery” or “charge recovery” logic. As the name itself indicates that instead of dissipating the stored energy during charging process at the output node towards ground it recycles the energy back to the power supply thereby reducing the overall power dissipation and hence the power

consumption also decreases. The adiabatic logic uses AC power supply instead of constant DC supply, this is one of the main reasons in the reduction of power dissipation.

The adiabatic logic can be explained with the help of basic inverter circuit




Fig. 6: Adiabatic Inverter

The adiabatic inverter circuit can be constructed using CMOS inverter with two AC power supplies instead of DC supply. The power supply's are arranged in such a way that one of the clock is in phase while the other is out of phase with the first one. The operation of the adiabatic inverter can be explained in two stages. During the charging phase, the PMOS transistor conducts and NMOS transistor goes into OFF state which charges the output load capacitor towards the power supply results in logic HIGH output.




Fig. 7: Equivalent Circuit for Charging Process in Adiabatic Inverter

During discharging phase, the NMOS transistor conducts and PMOS transistor goes into OFF state. Instead of discharging the stored value at the output towards ground, the energy is recycled back to the power supply. Its equivalent circuit consists of a resistor in series with output load capacitance and power supply.




Fig. 8: Equivalent Circuit for Charge Recovery Process in Adiabatic Inverter

The charging process and the charge recovery process are efficient only when the charging voltage is varying one. Lower the rate of charging, lesser the power drawn from the supply voltage.

IV. ADIABATIC Techniques

Adiabatic logic has a different logic style which helps in the reduction of the power dissipation of the circuit. The present paper explains basic universal gates using some of the important adiabatic techniques.

A. ECRL

Efficient charge recovery logic consists of two cross couple PMOS transistors in the pull up section where as the pull down section is constructed with a tree of NMOS transistors [8]. Its structure is similar to Cascode Voltage Switch Logic (CVSL) with differential signaling. The logic function in the functional block can be realized with only NMOS transistors in the pull down section. The basic universal gates in ERL logic ac ne constructed as




Fig. 9: ECRL Inverter




Fig. 10: ECRL NAND




Fig. 11: ECRL NOR

B. PFAL

The Positive Feedback Adiabatic Logic is a partial energy recovery circuit. It is also known as PAL-2N (Pass transistor Adiabatic Logic). The core of PFAL logic is a latch made up of two PMOS and two NMOS transistors that avoid logic level degradation on the output nodes [9]. The logic function in the functional block can be realized with only NMOS transistors connected parallel to the PMOS transistors. The primary advantage of PFAL over ECRL is that the functional blocks are in parallel with the PMOSFETs forming transmission gate. It also has the advantage of implementing both the true function and its complimentary function.

Using PFAL, the basic universal gates can be constructed as




Fig. 12: PFAL Inverter




Fig. 13: PFAL NAND




Fig. 14: PFAL NOR

C. 2PASCL

The Two Phase Adiabatic Static Clocked Logic (2PASCL) uses two phase clocking split level sinusoidal power supply's which has symmetrical and unsymmetrical power clocks where one clock is in phase while the other is out of phase [11]. The circuit has two diodes in its construction where one diode is placed between the output node and power clock, and another diode connected between one of the terminals of NMOS and power source. Both the MOSFET diodes are used to recycle charges from the output node and to improve the discharging speed of internal signal nodes [6]. The circuit operation is divided into two phases "hold phase" and "evaluation phase" [10]. During the evaluation phase, the power clock swings up and power source swings down. During the hold phase, the power source swings up and power clock swings down.

Using 2PASCL the basic universal gates can be constructed as




Fig. 15: 2PASCL Inverter




Fig. 16: 2PASCL NAND




Fig. 17: 2PASCL NOR

D. PFAL & 2PASCL

The PFAI&2PASCL logic can be realized as a combination of both PFAL and 2PASCL [1]. Its structure is similar to 2PASCL except the core part of 2PASCL is replaced by PFAL logic circuit. It has two power clock signals operated in two different modes. The major advantage of this technique is it has less power dissipation compared to ECRL and PFAL and it also gives the true function and complementary function of a given circuit.

Using PFAL & 2PASCL, the basic universal gates can be constructed as




Fig. 18: PFAL & 2PASCL Inverter




Fig. 19: PFAL & 2PASCL NAND




Fig. 20: PFAL & 2PASCL NOR

V. Simulation Results and Discussion

The simulation results were verified using PSPICE software. The simulation results of basic universal gates in conventional CMOS design and different adiabatic logic design styles were presented in this section

A. Simulation Results of Inverter




Fig. 21: Simulated Waveforms of CMOS Inverter

Fig. 21 shows the simulated waveform of CMOS inverter, where the upper signal indicates input while the lower signal indicates output.




Fig. 22: Simulated Waveforms of ECRL Inverter

Fig. 22 shows the simulated waveforms of ECRL inverter, where the uppermost signal indicate sinusoidal power clock, the signal below it is input signal and the bottom two signals are output and its complimentary signals.




Fig. 23: Simulated Waveforms of PFAL Inverter

Fig. 23 shows the simulated waveform of PFAL inverter, where the uppermost signal indicates sinusoidal power clock, the signal below it indicates input signal and the lower two signals are output signal and its complimentary signal respectively.




Fig. 24: Simulated Waveforms of 2PASCL Inverter

Fig. 24 shows the simulated waveform of 2PASCL inverter, where the top and bottom signals indicate sinusoidal power clocks, the signals between power clocks are input and output signals respectively.




Fig. 25: Simulated Waveforms of PFAL & 2PASCL Inverter

Fig. 25 shows the simulated waveforms of PFAL&2PASCL inverter, where the top and bottom signals indicate sinusoidal power clocks and the signals between power clocks are input, output and complimentary output signals respectively.

B. Simulated Waveforms of NAND




Fig. 26: Simulated Waveforms of CMOS NAND

Fig. 26 shows the simulated waveforms of CMOS NAND, where the top two signals are inputs and the bottom signal is output.




Fig. 27: Simulated Waveforms of ECRL NAND

Fig. 27 shows the simulated waveforms of ECRL NAND, where the uppermost signal is sinusoidal power clock and the signals below are two inputs, output and complimentary output signals respectively.




Fig. 28: Simulated Waveforms of PFAL NAND

Fig. 28 shows the simulated waveforms of PFAL NAND, where the uppermost signal is sinusoidal power clock and the signals below are two inputs, output and complimentary output signals respectively.




Fig. 29 Simulated waveforms of 2PASCL NAND

Fig. 29 shows the simulated waveforms of 2PASCL NAND, where the top and bottom signals are sinusoidal power clocks and the signals between them are two inputs and output signal respectively.




Fig. 30: Simulated Waveforms of PFAL&2PASCL NAND

Fig. 30 shows the simulated waveforms of PFAL&2PASCL NAND, where the top and bottom signals are sinusoidal power clocks and the signals between them are two inputs, output and its complimentary signals respectively.

C. Simulated Waveforms of NOR




Fig. 31: Simulated Waveforms of CMOS NOR

Fig. 31 shows the simulated waveforms of CMOS NOR, where the top two signals are inputs and the bottom signal is output.




Fig. 32: Simulated Waveforms of ECRL NOR

Fig. 32 shows the simulated waveforms of ECRL NOR, where the uppermost signal is sinusoidal power clock and the signals below are two inputs, output and complimentary output signals respectively.




Fig. 33: Simulated Waveforms of PFAL NOR

Fig. 33 shows the simulated waveforms of PFAL NOR, where the uppermost signal is sinusoidal power clock and the signals below are two inputs, output and complimentary output signals respectively.




Fig. 34: Simulated Waveforms of 2PASCL NOR

Fig. 34 shows the simulated waveforms of 2PASCL NOR, where the top and bottom signals are sinusoidal power clocks and the signals between them are two inputs and output signal respectively.




Fig. 35: Simulated Waveforms of PFAL & 2PASCL NOR

Fig. 35 shows the simulated waveforms of PFAL&2PASCL NOR, where the top and bottom signals are sinusoidal power clocks and the signals between them are two inputs, output and its complimentary signals respectively.

The performances of different parameters of Conventional CMOS design related to universal gates were compared with different logic styles of adiabatic inverter in the following table.

Table 3: Comparison of Different Parameters of Universal Gates in Adiabatic Logic with CMOS

S. No	Logic style	Power dissipation(Watts)	Memory Space allocated(bytes)	Average no. of Newton iterations	Number of transistors	Latency (%)	
1.	I CMOS	2.5050E-11	43712512	2.62121	2	0.0000	
2.	N ECRL	1.4197E-06	43233280	3.93777	6	0.0000	
3.	V PFAL	1.0446E-10	43233280	4.38281	8	0.0000	
4.	E 2PASCL	-2.9565E-10	43122688	3.68361	4	0.0000	
5.	R PFAL&2PASL	1.1801E-11	43126784	4.12903	10	0.0000	
6.	T						
7.	R CMOS	2.5050E-11	43122688	2.51428	4	0.0000	
8.	N ECRL	6.8147E-12	43290624	4.38061	6	0.0000	
9.	A PFAL	1.0906E-10	43294720	4.16747	12	0.0000	
10.	N 2PASCL	-5.9286E-10	43122688	3.36201	6	0.0000	
11.	D PFAL&2PASL	1.5307E-11	43294720	3.70557	14	0.0000	
12.							
13.		CMOS	5.0100E-11	43122688	2.6.689	4	0.0000
14.		ECRL	2.5985E-11	43290624	4.13017	10	0.0000
15.	N	PFAL	1.0936E-10	43294720	3.93987	12	0.0000
16.	O	2PASCL	-1.8265E-10	43122688	3.75451	6	0.0000
17.	R	PFAL&2PASL	1.6836E-11	43294720	3.80039	14	0.0000
18.							

Table 3 shows that the power dissipation of different adiabatic logic styles is lesser than the conventional CMOS design. The power supply that is given to the adiabatic circuits is also lesser than the conventional CMOS design.

VI. Conclusion

This paper proposes energy efficient adiabatic logic for digital circuits. The results were simulated using PSPICE and comparison has been done for different parameters of universal gates in different adiabatic logic styles and CMOS design. The results show that the proposed adiabatic logic has less power dissipation compared to conventional CMOS design and it also uses less power supply. All simulation results are taken at 50 KHz and 50 MHz frequency. These advantages made this logic more convenient for energy efficient digital applications.

References

- [1] Atul Kumar Maurya, Ganesh Kumar, "Adiabatic Logic: Energy Efficient Technique for VLSI Applications", International Conference on Computer & Communication Technology (ICCT)-2011.
- [2] Vojin G. Oklobd Zija, Dragan Maksimovic, "Pass-Transistor Adiabatic Logic Using Single Power-Clock Supply", IEEE Transactions on Circuits and Systems, Vol. 44, No. 10, October 1997.
- [3] A. P. Chandrakasan, S. Sheng, R. W. Brodersen, "Low power CMOS digital design," IEEE J. Solid-State Circ., Vol. 27, No. 4, pp. 473-484, Apr. 1992.
- [4] T. Indermauer, M. Horowitz, "Evaluation of Charge Recovery Circuits and Adiabatic Switching for Low Power Design", Technical Digest IEEE Sym. Low Power Electronics, San Diego, pp. 102-103, Oct. 2002.
- [5] Arsalan, M. Shams, M., "Charge-recovery power clock generators for adiabatic logic circuits", 18th International Conference on VLSI Design, pp. 171- 174, 3-7 January 2005.
- [6] Dragan Maksimovic et al, "Clocked CMOS adiabatic Logic with Integrated Single Phase Power Clock Supply", IEEE Transactions on VLSI Systems, Vol. 8, No. 4, pp. 460-463, August 2000.
- [7] W.C. Athas, L. Svensson, J.G. Koller et, N.Tzartzanis, E.Y.Chou, "Low-power Digital Systems Based on Adiabatic-switching Principles", IEEE Transactions on VLSI Systems, Vol. 2, No. 4, pp. 398-407 December. 1994.
- [8] Satyam Mandavilli, Prashanth Paramahans, "An Efficient Adiabatic Circuit Design Approach for", International Journal of Recent Trends in Engineering, Vol. 2, No. 1, November 2009 Low Power Applications.
- [9] A. Vetuli, S. Di Pascoli, L.M. Reyneri, "Positive feedback in adiabatic logic", Electron.Lett., Vol. 32, pp.1867-1869, Sept. 1996.
- [10] N. Anuar, Y. Takahashi, T. Sekine, "Two phase clocked adiabatic static CMOS logic", proc. IEEE SOCC 2009, pp. 83-86, Oct. 2009.
- [11] N. Anuar, Y. Takahashi, T. Sekine, "Two-Phase clocked adiabatic static CMOS logic and its logic family", Journal of semiconductor technology and science, Vol. 10, No. 1, Mar. 2010.



Mr. B. Dilli Kumar, Student, is currently Pursuing his M.Tech VLSI, in ECE department of Sree Vidyanikethan Engineering College, Tirupati. He has completed B.Tech in Electronics and Communication Engineering in Jawaharlal Nehru Technological University, Anantapur. His research areas are VLSI, Digital IC Design, and VLSI and Signal processing.



M. Bharathi, Assistant Professor, Department of ECE, Sree Vidyanikethan Engineering College (Autonomous), Tirupati, India. She has completed M.Tech in VLSI Design, in Satyabhama University. Her research areas are Digital System Design, VLSI Signal Processing.